1 INSTRUCTIONAL SUPPORT

1.1 Instructor
Instructor: Omar Ahmed, Ph.D.
Office: RICH 3523, ext. 58262
Email: oahmed@uoguelph.ca
Course Web Page: CourseLink
Office hours: Thursdays: 2:00 - 3:00 PM

1.2 Lab Technician
Technician: Nate Groendyk
Office: THRN 2308, ext. 53873
Email: groendyk@uoguelph.ca

2 LEARNING RESOURCES

2.1 Course Website
Course material, news, announcements, and grades will be regularly posted to the ENGG*6530 CourseLink site. You are responsible for checking the site regularly.

2.2 Required Resources

2.3 Recommended Resources

2.4 Additional Resources
1. Lecture Information: All the lecture notes are posted on the web page (week #1-#12).
2. Project Information: The handouts for the projects are within the project section. All types of resources regarding tutorials, links to web pages can be found in this section.
3. Assignments: Download the assignments according to the schedule given in this handout. All the solutions will be posted as indicated.
4. Exams: Some finals of previous years are posted as samples of exams. The solutions are also posted for your convenience.
5. Miscellaneous Information: Other information related to Reconfigurable Computing are also posted on the web page.

2.5 Communication & Email Policy
Please use lectures and lab help sessions as your main opportunity to ask questions about the course. Major announcements will be posted to the course website. It is your responsibility to check the course website regularly. As per university regulations, all students are required to check their “uoguelph.ca” e-mail account regularly: e-mail is the official route of communication between the University and its student.

3 Assessment

3.1 Dates and Distribution
1. Assignments: 20%
   See Section 5 for due dates
2. Projects: 30%
   See Section 5 for due dates
3. Paper Review: 10%
   Week 11, in the Lecture
4. Final Exam: 40%
   Week 13, Tuesday August 4, 2015 (Room TBA)

3.2 Course Grading Policies

Missed Assessments: When you find yourself unable to meet an in-course requirement because of illness or compassionate reasons, please advise the course instructor in writing, with your name, id#, and e-mail contact. See the graduate calendar for information on regulations and procedures for Academic Consideration: https://www.uoguelph.ca/registrar/calendars/graduate/2014-2015/

Accommodation of Religious Obligations: If you are unable to meet an in-course requirement due to religious obligations, please email the course instructor within two weeks of the start of the semester to
make alternate arrangements. See the undergraduate calendar for information on regulations and procedures for Academic Consideration of Religious Obligations:
http://www.uoguelph.ca/registrar/calendars/undergraduate/current/c08/c08-accomrelig.shtml

Drop Date: The last date to drop one-semester courses, without academic penalty, is 40th day of classes (Friday, July 3th). Two-semester courses must be dropped by the last day of the add period in the second semester. Refer to the Graduate Calendar for the schedule of dates:
https://www.uoguelph.ca/registrar/calendars/graduate/2014-2015/sched/sec_d0e866.shtml

Passing grade: In order to pass the course, you must pass the final exam course portions. Students must obtain a grade of 50% or higher on the exam portion of the course in order for the project write-up portion of the course to count towards the final grade. Students must obtain a grade of 65% or higher overall to pass the course.

4 AIMS, OBJECTIVES & GRADUATE ATTRIBUTES

4.1 Calendar Description
This course serves as a graduate introduction into reconfigurable computing systems. It introduces students to the analysis, synthesis and design of embedded systems and implementing them using Field Programmable Gate Arrays. Topics include: Programmable Logic devices, Hardware Description Languages, Computer Aided Design Flow, Hardware Accelerators, Hardware/Software Co-design techniques, Run Time Reconfiguration, High Level Synthesis.
Prerequisite(s): ENGG*2410 or equivalent

4.2 Course Aims
Reconfigurable Computing Systems (RCS) refers to a new class of computer architecture which take advantage of application level-parallelism. This course deals mainly with digital systems implemented on Field Programmable Gate Arrays (FPGA). In this course, we investigate the state-of-the-art in reconfigurable computing and the main factors driving it. Initially, we review the basic concepts of programmable logic in general and FPGAs in particular. Design entry based on Hardware Descriptive Languages and High Level Languages will also be covered. Specific reconfigurable computing systems (i.e architectures) will be examined with emphasis on limitations and future research opportunities.

4.3 Graduate Learning Objectives
At the successful completion of this course, the student will have demonstrated the ability to:

1. Understand the basic concepts of Reconfigurable Computing both from a hardware/software perspective.

2. Learn all details of digital hardware, its specification, analysis, design and implementation.

3. Get acquainted with both low level hardware description languages (HDL) and state of the art high level languages such as Handel-C and Auto-ESL.

4. Use different analysis and verification tools, implementation and synthesis methodologies and testability techniques that will enable them to design high performance and efficient digital systems.

5. Implement a complete digital system on FPGAs using state-of-the art CAD tools.
6. Learn the basic flow of Electronic Design Automation (EDA) from design entry to implementation for FPGAs.

4.4 **Instructor’s Role and Responsibility to Students**

The instructor’s role is to develop and deliver course material in ways that facilitate learning for a variety of students. Selected lecture notes will be made available to students on Course Web Page but these are not intended to be stand-alone course notes. During lectures, the instructor will expand and explain the content of notes and provide example problems that supplement posted notes. Scheduled classes will be the principal venue to provide information and feedback for tests and project.

4.5 **Students’ Learning Responsibilities**

Students are expected to take advantage of the learning opportunities provided during lectures. Students, especially those having difficulty with the course content, should also make use of other resources recommended by the instructor. Students who do (or may) fall behind due to illness, work, or extra-curricular activities are advised to keep the instructor informed. This will allow the instructor to recommend extra resources in a timely manner and/or provide consideration if appropriate.

4.6 **Relationships with other Courses**

ENGG*6530 and its lab will teach you plenty about digital hardware, its specification, design and implementation. More importantly however, is that it prepares you for lower level hardware description languages (HDL) and their use in computer architecture.

The course prerequisite (ENGG*2410) is **essential** for the following reasons:

**ENGG*2410, Digital Design:**
This course is an introductory course in digital logic design, which is a basic course in most electrical and computer engineering programs. ENGG*2410 introduces students to design, synthesis and realization of combinational circuits. Design, synthesis and realization of sequential circuits. VHDL: structural modeling, data flow modeling, synchronous & asynchronous behavior descriptions, algorithmic modeling. Designing with PLDs. The main goals of the course are (1) to teach students the fundamental concepts in classical manual digital design and (2) to illustrate clearly the way in which digital circuits are designed today, using CAD tools.

The course (ENGG*3380) is **recommended** for the following reasons:

**ENGG*3380, Computer Organization:**
This course contains a detailed examination of modern computer organization and techniques for microprocessor architecture design. Topics include - CPU design; instruction set design, addressing modes, operands; data flow design: internal bus structure, data flow signals, registers; control sequence design: hardwired control, decoding, micro-programming; architecture classes: CISC, RISC, and DSP; Memory organization; performance.

5 **TEACHING AND LEARNING ACTIVITIES**

5.1 **Timetable**

**Lectures:**
- **Monday** 02:00 PM - 03:20PM  Room TBA
- **Wednesday** 02:00 PM - 03:20PM  Room TBA
5.2 Lecture Schedule

<table>
<thead>
<tr>
<th>Lectures</th>
<th>Lecture Topics</th>
<th>References</th>
<th>Learning Objectives</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>Introduction to Reconfigurable Computing</td>
<td>Chapter 1,2,3</td>
<td>1</td>
</tr>
<tr>
<td>3-4</td>
<td>Programmable Logic Devices (FPGAs, CPLDs)</td>
<td>Chapter 2,3</td>
<td>1,2,3</td>
</tr>
<tr>
<td>5-6</td>
<td>Hardware Descriptive Languages (VHDL)</td>
<td>Chapter 5,6</td>
<td>5,6</td>
</tr>
<tr>
<td>7-8</td>
<td>Hardware Descriptive Languages (VHDL)</td>
<td>Chapter 5,6</td>
<td>5,6</td>
</tr>
<tr>
<td>9-10</td>
<td>CAD for FPGAs (Placement, Routing, Synthesis)</td>
<td>Chapter 13,14</td>
<td>2,3,4,5,6</td>
</tr>
<tr>
<td>11-12</td>
<td>Hardware/Software Co-Design</td>
<td>Chapter 26</td>
<td>2,3,5,6</td>
</tr>
<tr>
<td>13-14</td>
<td>Electronic System Level (ESL, Handel-C)</td>
<td>Chapter 7</td>
<td>3,4,5,6</td>
</tr>
<tr>
<td>15-16</td>
<td>Dynamic Run-time Reconfiguration</td>
<td>Chapter 4</td>
<td>2,3,4,5,6</td>
</tr>
<tr>
<td>17-18</td>
<td>Application Specific Instruction Processors</td>
<td>Chapter 10</td>
<td>2,3,4,5</td>
</tr>
<tr>
<td>19-20</td>
<td>Operating Systems for RTR</td>
<td>Chapter 11</td>
<td>4,5</td>
</tr>
<tr>
<td>21-22</td>
<td>Advanced Topics, Paper Review</td>
<td>Chapter 24</td>
<td>4,5,6</td>
</tr>
<tr>
<td>23-24</td>
<td>Course Review</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5.3 Assignments

There will be 4 assignments throughout the term. **Solve all problems** and hand it in during the lecture.

<table>
<thead>
<tr>
<th>Item</th>
<th>Handed In</th>
<th>Due Date</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assign #1</td>
<td>(Week #1)</td>
<td>June 5, 2015</td>
<td>Design of Digital Systems</td>
</tr>
<tr>
<td>Assign #2</td>
<td>(Week #4)</td>
<td>June 19, 2015</td>
<td>Computer Arithmetic</td>
</tr>
<tr>
<td>Assign #3</td>
<td>(Week #6)</td>
<td>July 3, 2015</td>
<td>Reconfigurable Systems</td>
</tr>
<tr>
<td>Assign #4</td>
<td>(Week #8)</td>
<td>July 17, 2015</td>
<td>Advanced Topics</td>
</tr>
</tbody>
</table>

5.4 Paper Review

Besides the assignments, each student is assigned a journal article to read. The student must prepare a brief (about 20-35 minutes) oral description of the article, its objectives, methods, results and contributions to present to the class. A two page summary (detailed) giving the citation and the material in the oral presentation must be written and a copy is distributed to each class member. The selected articles should pertain to classroom material. The articles can be either assigned by the course instructor or chosen by the student with instructor approval.

Here are some general points to consider when reading about a particular study:

- What is the general purpose of the article, who it is intended for, and why is the topic important.
- What are the main results.
- Indicate the technique used and the experimental methodology followed. Was the analysis sufficient?
- What do you think is the main contribution of the article? How is work unique? Who might benefit from the results? Practitioners, researchers, managers, etc?
- What are the weaknesses and strengths of the work? How might it have been improved? What are your recommendations for future work in this area.

The following are some conferences and journals that you can get articles from:

- ACM/IEEE Conference on Field Programmable Gate Arrays.
• IEEE Transactions on Computers.
• IEEE Conference on Systems Man, and Cybernetics.
• IEEE Transaction on Computer Aided Design.
• International Conference on Computer Aided Design.
• Design Automation Conference.

5.5 Research Project
Each of you will select a topic related to FPGA/RCS design. You should conduct an in-depth study covering the problem to be solved and its origins, developments, and current status. This will involve extensive research; your findings should be documented in a report with the basic references cited. Background reading should include several articles. In writing your report you should think about what you have read, and provide your personal opinions about the presentation and usefulness of the work.

5.6 Other Important Dates
1. First Class: Thursday, May 7th 2015,
2. Canada Day: Wednesday, July 1st 2015,
3. Drop Date: Friday, July 3rd 2015,
4. Last Class: Wednesday, July 29th 2015.

6 LAB SAFETY
Safety is critically important to the School and is the responsibility of all members of the School: faculty, staff and students. As a student in a lab course you are responsible for taking all reasonable safety precautions and following the lab safety rules specific to the lab you are working in. In addition, you are responsible for reporting all safety issues to the laboratory supervisor, GTA or faculty responsible.

7 ACADEMIC MISCONDUCT
The University of Guelph is committed to upholding the highest standards of academic integrity and it is the responsibility of all members of the University community - faculty, staff, and students - to be aware of what constitutes academic misconduct and to do as much as possible to prevent academic offences from occurring. University of Guelph students have the responsibility of abiding by the University’s policy on academic misconduct regardless of their location of study; faculty, staff and students have the responsibility of supporting an environment that discourages misconduct. Students need to remain aware that instructors have access to and the right to use electronic and other means of detection.
7.1 Resources

The Academic Misconduct Policy is detailed in the Graduate Calendar:
https://www.uoguelph.ca/graduatestudies/ghandbook/academicmisconduct
https://www.uoguelph.ca/registrar/calendars/undergraduate/current/c08/c08-amisconduct.shtml

A tutorial on Academic Misconduct produced by the Learning Commons can be found at:
http://www.academicintegrity.uoguelph.ca/

Please also review the section on Academic Misconduct in the Program Guide:
http://www.uoguelph.ca/engineering/Engineering_Program_Guides.

The School of Engineering has adopted a Code of Ethics that can be found at:
http://www.uoguelph.ca/engineering/undergrad-counselling-ethics

8 Accessibility

The University of Guelph is committed to creating a barrier-free environment. Providing services for students
is a shared responsibility among students, faculty and administrators. This relationship is based on respect
of individual rights, the dignity of the individual and the University community’s shared commitment to an
open and supportive learning environment. Students requiring service or accommodation, whether due to an
identified, ongoing disability for a short-term disability should contact the Centre for Students with Disabilities
as soon as possible

9 Recording of Materials

Presentations which are made in relation to course work-including lectures-cannot be recorded in any electronic
media without the permission of the presenter, whether the instructor, a classmate or guest lecturer.

10 Resources

The Graduate Calendar is the source of information about the University of Guelph’s procedures, policies and
regulations which apply to graduate programs: http://www.uoguelph.ca/registrar/calendars/graduate/current