1 INSTRUCTIONAL SUPPORT

1.1 Instructor

Instructor: Shawki Areibi, Ph.D., P.Eng.
Office: THRN 2335, ext. 53819
Email: sareibi@uoguelph.ca
Personal Web Page: http://www.uoguelph.ca/˜sareibi
Course Web Page: http://islab.soe.uoguelph.ca/sareibi/TEACHING_dr/ENG3050_html_dr/eng3050.html
Office hours: Wednesdays: 2:00 - 3:00 PM

1.2 Lab Technician

Technician: Nate Groendyk
Office: THORN 2308, ext. 53873
Email: groendyk@uoguelph.ca

1.3 Teaching Assistants

None.

2 LEARNING RESOURCES

2.1 Course Website

Course material, news, announcements, and grades will be regularly posted to the ENGG*3050 Course Webpage site. You are responsible for checking the site regularly.

2.2 Required Resources

2.3 **Recommended Resources**


2.4 **Additional Resources**

1. Lecture Information: All the lecture notes are posted on the web page (week #1-#12).

2. Lab Information: The handouts for all the lab sessions are within the lab section. All types of resources regarding tutorials, links to web pages can be found in this section.

3. Assignments: Download the assignments according to the schedule given in this handout. All the solutions will be posted as indicated.

4. Exams: Some midterms and finals of previous years are posted as samples of exams. The solutions are also posted for your convenience.

5. Miscellaneous Information: Other information related to Reconfigurable Computing are also posted on the web page.

2.5 **Communication & Email Policy**

Please use lectures and lab help sessions as your main opportunity to ask questions about the course. Major announcements will be posted to the course website. **It is your responsibility to check the course website regularly.** As per university regulations, all students are required to check their “mail.uoguelph.ca” e-mail account regularly: e-mail is the official route of communication between the University and its student.

3 **ASSESSMENT**

3.1 **Dates and Distribution**

1. Assignments: 15%, See Section 5 for due dates

2. Labs: 20%, See Section 5 for due dates

3. Midterm Exam: 20%  
   Week 7, Thur Mar 3rd, Time/Location to TBA

4. Paper Review: 5%  
   Week 11, Mon March 28th - Fri April 1st, during the Lecture

5. Final Exam: 40%  
   Week 14, Fri April 22nd, 8:30 - 10:30 (Room TBA)
3.2 Course Grading Policies

**Missed Assessments:** If you are unable to meet an in-course requirement due to medical, psychological, or compassionate reasons, please email the course instructor. See the undergraduate calendar for information on regulations and procedures for Academic Consideration:
http://www.uoguelph.ca/registrar/calendars/undergraduate/current/c08/c08-ac.shtml

**Accommodation of Religious Obligations:** If you are unable to meet an in-course requirement due to religious obligations, please email the course instructor within two weeks of the start of the semester to make alternate arrangements. See the undergraduate calendar for information on regulations and procedures for Academic Consideration of Religious Obligations:
http://www.uoguelph.ca/registrar/calendars/undergraduate/current/c08/c08-accomrelig.shtml

**Passing grade:** In order to pass the course, you must pass both the project/laboratory and exam course portions. Students must obtain a grade of 50% or higher on the exam portion of the course in order for the project and laboratory write-up portion of the course to count towards the final grade.

**Missed midterm/quiz tests:** If you miss a test due to grounds for granting academic consideration or religious accommodation, the weight of any missed test will be added to the final exam weight. There will be **no makeup midterm tests**.

**Lab Work:** You must attend and complete all laboratories. If you miss a laboratory due to grounds for granting academic consideration or religious accommodation, arrangements must be made with the teaching assistant to complete a makeup lab.

**Late Lab/Project Reports:** Late submissions of lab reports will be penalized unless you have good reasons. Explain to the instructor and/or teaching assistant the circumstances of why your lab report is submitted late.

4 AIMS, OBJECTIVES & GRADUATE ATTRIBUTES

4.1 Calendar Description

*This course introduces the students to the analysis, synthesis and design of embedded systems and implementing them using Field Programmable Gate Arrays. Topics include: review of digital design concepts; Programmable Logic Devices; Field Programmable Logic Devices; physical design automation (partitioning, placement and routing); Hardware Descriptive Languages; VHDL; Verilog; High Level Languages; Vivado HLS; Fixed Point and Floating Point Arithmetic; Hardware Accelerators; Reconfigurable Instruction Set Computers; Hardware Software Co-design techniques; Application of Field Programmable Logic in Embedded Systems.*

*Prerequisite(s): ENGG*2410, ENGG*3640*

4.2 Course Aims

Reconfigurable Computing Systems (RCS) refers to a new class of computer architecture which take advantage of application level-parallelism. This course deals mainly with digital systems implemented on Field Programmable Gate Arrays (FPGA). In this course, we investigate the state-of-the-art in reconfigurable computing and the main factors driving it. Initially, we review the basic concepts of programmable logic in general and FPGAs in particular. Design entry based on Hardware Descriptive Languages and High Level Languages will also be covered. Specific reconfigurable computing systems (i.e architectures) will be examined with emphasis on limitations and future research opportunities.
4.3 **Learning Objectives**

At the successful completion of this course, the student will have demonstrated the ability to:

1. Understand the basic concept of Reconfigurable Computing both from a hardware and software perspective.
2. Learn all details of digital hardware, its specification, analysis, design and implementation.
3. Get acquainted with both low level hardware description languages (HDL) and state of the art high level languages such as Vivado HLS.
4. Use different analysis and verification tools, implementation and synthesis methodologies and testability techniques that will enable them to design high performance and efficient digital systems.
5. Implement a complete digital system on FPGAs using state-of-the art CAD tools.

4.4 **Graduate Attributes**

Successfully completing this course will contribute to the following CEAB Graduate Attributes:

<table>
<thead>
<tr>
<th>Graduate Attribute</th>
<th>Learning Objectives</th>
<th>Assessment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Knowledge Base for Engineering</td>
<td>1, 2, 4, 5</td>
<td>Exams, Assignment</td>
</tr>
<tr>
<td>2. Problem Analysis</td>
<td>2, 3, 4</td>
<td>Exams, Assignment</td>
</tr>
<tr>
<td>3. Investigation</td>
<td>3, 4, 5</td>
<td>Labs</td>
</tr>
<tr>
<td>4. Design</td>
<td>2, 3, 4, 5</td>
<td>Labs, Exams, Assignment</td>
</tr>
<tr>
<td>5. Use of Engineering Tools</td>
<td>3, 4, 5</td>
<td>Labs, Assignment</td>
</tr>
<tr>
<td>6. Communication</td>
<td>3, 4, 5</td>
<td>Labs</td>
</tr>
<tr>
<td>7. Individual and Teamwork</td>
<td>3, 4, 5</td>
<td>Labs</td>
</tr>
<tr>
<td>8. Professionalism</td>
<td>2, 3</td>
<td>-</td>
</tr>
<tr>
<td>9. Impact on Society and Environment</td>
<td>1</td>
<td>Exams, Assignment</td>
</tr>
<tr>
<td>10. Ethics and Equity</td>
<td>3, 4, 5</td>
<td>Labs, Exams</td>
</tr>
<tr>
<td>11. Environment, Society, &amp; Project Management</td>
<td>3, 4, 5</td>
<td>Labs</td>
</tr>
<tr>
<td>12. Life-Long Learning</td>
<td>5</td>
<td>-</td>
</tr>
</tbody>
</table>

4.5 **Instructor’s Role and Responsibility to Students**

The instructor’s role is to develop and deliver course material in ways that facilitate learning for a variety of students. Selected lecture notes will be made available to students on Course-link/D2L but these are not intended to be stand-alone course notes. During lectures, the instructor will expand and explain the content of notes and provide example problems that supplement posted notes. Scheduled classes will be the principal venue to provide information and feedback for tests and project.

4.6 **Students’ Learning Responsibilities**

Students are expected to take advantage of the learning opportunities provided during lectures and tutorials. Students, especially those having difficulty with the course content, should also make use of other resources recommended by the instructor. Students who do (or may) fall behind due to illness, work, or extra-curricular activities are advised to keep the instructor informed. This will allow the instructor to recommend extra resources in a timely manner and/or provide consideration if appropriate.
4.7 Relationships with other Courses

ENGG*3050 and its lab will teach you plenty about digital hardware, its specification, design and implementation. More importantly however, is that it prepares you for lower level hardware description languages (HDL) and their use in computer architecture. The course prerequisites ENGG*2410 and ENGG*3640 are essential for the following reasons:

- **ENGG*2410, Digital Design**: This course is an introductory course in digital logic design, which is a basic course in most electrical and computer engineering programs. ENGG*2410 covers both combinational logic and sequential logic design. It also covers datapath design, control, memory. It also introduces students to several design entry methods including schematic capture and Hardware Description Languages using VHDL. The course also introduces Field Programmable Gate Arrays (FPGAs) as a means to realize digital circuits using Xilinx CAD tools.

- **ENGG*3640, Microcomputer Interfacing**: This course focuses on the subject of interfacing microcomputers to external equipment. Topics include peripheral devices, hardware interfaces, device driver software and real time programming. Advanced programming: debugging of embedded systems, data structures and subroutine calls, high-level system programming. Interrupts and resets, real time events, signal generation and timing measurements. Synchronous and asynchronous serial communication. Parallel I/O ports and synchronization techniques. I/O interfacing, microcomputer buses, memory interfacing and direct memory access (DMA). Data acquisition topics include signal conditioning analog to digital conversion and digital signal processing.

Several other courses in the curriculum expand on ENG3050:

- **ENGG*4550, Advanced Computer Architecture**: This course covers topics such as: basics of pipeline structure, advanced pipelining and instruction level parallelism, multiprocessor and thread-level parallelism, memory-hierarchy design (main memory, virtual memory, caches), storage systems, interconnection networks, multiprocessor architectures (centralized and distributed). Advanced topics related to new emerging computer architectures will also be presented. The emphasis in each topic is on fundamental limitations and the trade-offs involved in designing computer systems, including memory and processing bandwidth, network bandwidth and latency, synchronization, and storage system bandwidth and latency.

- **ENGG*3190, Logic Synthesis**: This course presents automatic logic synthesis techniques for computer-aided design (CAD) of very large-scale integrated (VLSI) circuits and systems. Topics covered are: two-level Boolean network optimization, multi-level Boolean network optimization, technology mapping for library-based designs and field-programmable gate-array (FPGA) designs, and state-assignment and retiming for sequential circuits. The course will also cover various representations of Boolean functions such as binary decision diagrams (BDDs) and discuss their applications to logic synthesis.
5 Teaching and Learning Activities

5.1 Timetable

Lectures:
- Monday: 10:30 - 11:20 MCKN 311 S. Areibi
- Wednesday: 10:30 - 11:20 MCKN 311 S. Areibi
- Friday: 10:30 - 11:20 MCKN 311 S. Areibi

Laboratory:
- Tuesday, Sec 01: 14:30 - 16:30 RICH 1532 N. Groendyk

5.2 Lecture Schedule

<table>
<thead>
<tr>
<th>Lectures</th>
<th>Lecture Topics</th>
<th>References</th>
<th>Learning Objectives</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-3</td>
<td>Introduction to Reconfigurable Computing</td>
<td>Chapter 1,2,3</td>
<td>1</td>
</tr>
<tr>
<td>4-6</td>
<td>Programmable Logic Devices (FPGAs, CPLDs)</td>
<td>Chapter 2,3</td>
<td>1,2,3</td>
</tr>
<tr>
<td>7-9</td>
<td>Hardware Descriptive Languages (VHDL)</td>
<td>Chapter 5,6</td>
<td>1,2,3,4</td>
</tr>
<tr>
<td>10-12</td>
<td>Hardware Descriptive Languages (VHDL)</td>
<td>Chapter 5,6</td>
<td>2,3,4,5</td>
</tr>
<tr>
<td>13-15</td>
<td>CAD for FPGAs (Placement, Routing, Synthesis)</td>
<td>Chapter 13,14</td>
<td>2,3,4,5</td>
</tr>
<tr>
<td>16-18</td>
<td>Hardware/Software Co-Design</td>
<td>Chapter 26</td>
<td>2,3,5</td>
</tr>
<tr>
<td>xx-xx</td>
<td>Reading Week</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>19-21</td>
<td>Electronic System Level (Vivado HLS)</td>
<td>Chapter 7</td>
<td>3,4,5</td>
</tr>
<tr>
<td>22-24</td>
<td>Dynamic Run-time Reconfiguration</td>
<td>Chapter 4</td>
<td>2,3,4,5</td>
</tr>
<tr>
<td>25-27</td>
<td>Application Specific Instruction Processors</td>
<td>Chapter 10</td>
<td>2,3,4,5</td>
</tr>
<tr>
<td>28-30</td>
<td>Operating Systems for RTR</td>
<td>Chapter 11</td>
<td>4,5</td>
</tr>
<tr>
<td>31-33</td>
<td>Paper Review</td>
<td>Papers</td>
<td>5</td>
</tr>
<tr>
<td>34-36</td>
<td>RTR Applications &amp; Course Review</td>
<td>-</td>
<td>5</td>
</tr>
</tbody>
</table>

5.3 Assignments

There will be 3 assignments throughout the term. Solve all problems and hand it in during the lecture.

<table>
<thead>
<tr>
<th>Item</th>
<th>Handed In</th>
<th>Due Date</th>
<th>Topic</th>
<th>Weight</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assign #1</td>
<td>(Week #1)</td>
<td>Week #3</td>
<td>Design of Digital Systems</td>
<td>40%</td>
</tr>
<tr>
<td>Assign #2</td>
<td>(Week #3)</td>
<td>Week #5</td>
<td>Computer Arithmetic</td>
<td>30%</td>
</tr>
<tr>
<td>Assign #3</td>
<td>(Week #7)</td>
<td>Week #9</td>
<td>High Level Synthesis</td>
<td>30%</td>
</tr>
</tbody>
</table>
5.4 Lab Schedule

There will be 7 labs throughout the term. Below are the start and due dates:

<table>
<thead>
<tr>
<th>Week</th>
<th>Topic</th>
<th>Weight</th>
<th>Report</th>
<th>Due</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>L0: Introduction to Lab Equipment and Safety</td>
<td>0%</td>
<td>None</td>
<td>-</td>
</tr>
<tr>
<td>1-2</td>
<td>L1: Design Entry “A Tutorial”</td>
<td>10%</td>
<td>Yes</td>
<td>Week 3</td>
</tr>
<tr>
<td>3</td>
<td>L2: Design of Datapath/Control Units</td>
<td>15%</td>
<td>Yes</td>
<td>Week 4</td>
</tr>
<tr>
<td>4-5</td>
<td>L3: VHDL Advanced Concepts</td>
<td>15%</td>
<td>Yes</td>
<td>Week 6</td>
</tr>
<tr>
<td>6-7</td>
<td>L4: Embedded Processor Design</td>
<td>15%</td>
<td>Yes</td>
<td>Week 8</td>
</tr>
<tr>
<td>8</td>
<td>L5: H/S Co-design: Adding an IP</td>
<td>10%</td>
<td>Yes</td>
<td>Week 9</td>
</tr>
<tr>
<td>9</td>
<td>L6: System Generator</td>
<td>15%</td>
<td>Yes</td>
<td>Week 10</td>
</tr>
<tr>
<td>10-12</td>
<td>L7: High Level Synthesis (Vivado HLS)</td>
<td>20%</td>
<td>Yes</td>
<td>Week 12</td>
</tr>
</tbody>
</table>

5.5 Other Important Dates

1. **First Class**: Monday January 11th 2016.
4. **Drop Date**: Friday, March 11th 2016.
5. **Last Class**: Friday, April 8th, 2016.

6 Lab Safety

Safety is critically important to the School and is the responsibility of all members of the School: faculty, staff and students. As a student in a lab course you are responsible for taking all reasonable safety precautions and following the lab safety rules specific to the lab you are working in. In addition, you are responsible for reporting all safety issues to the laboratory supervisor, GTA or faculty responsible.

7 Academic Misconduct

The University of Guelph is committed to upholding the highest standards of academic integrity and it is the responsibility of all members of the University community faculty, staff, and students to be aware of what constitutes academic misconduct and to do as much as possible to prevent academic offenses from occurring. University of Guelph students have the responsibility of abiding by the University’s policy on academic misconduct regardless of their location of study; faculty, staff and students have the responsibility of supporting an environment that discourages misconduct. Students need to remain aware that instructors have access to and the right to use electronic and other means of detection.

Please note: Whether or not a student intended to commit academic misconduct is not relevant for a finding of guilt. Hurried or careless submission of assignments does not excuse students from responsibility for verifying
the academic integrity of their work before submitting it. Students who are in any doubt as to whether an action on their part could be construed as an academic offense should consult with a faculty member.

### 7.1 Resources

The Academic Misconduct Policy is detailed in the Undergraduate Calendar:  
[http://www.uoguelph.ca/registrar/calendars/undergraduate/current/c08/c08-amisconduct.shtml](http://www.uoguelph.ca/registrar/calendars/undergraduate/current/c08/c08-amisconduct.shtml)

A tutorial on Academic Misconduct produced by the Learning Commons can be found at:  
[http://www.academicintegrity.uoguelph.ca/](http://www.academicintegrity.uoguelph.ca/)

Please also review the section on Academic Misconduct in your [Engineering Program Guide](http://www.uoguelph.ca/registration/current/undergraduate/c08-amisconduct.shtml).

The School of Engineering has adopted a Code of Ethics that can be found at:  
[http://www.uoguelph.ca/engineering/undergrad-counselling-ethics](http://www.uoguelph.ca/engineering/undergrad-counselling-ethics)

---

### 8 Accessibility

The University of Guelph is committed to creating a barrier-free environment. Providing services for students is a shared responsibility among students, faculty and administrators. This relationship is based on respect of individual rights, the dignity of the individual and the University community’s shared commitment to an open and supportive learning environment. Students requiring service or accommodation, whether due to an identified, ongoing disability for a short-term disability should contact the Centre for Students with Disabilities as soon as possible.

---

### 9 Recording of Materials

Presentations which are made in relation to course work—including lectures—cannot be recorded or copied without the permission of the presenter, whether the instructor, classmate or guest lecturer. Material recorded with permission is restricted to use for that course unless further permission is granted.

---

### 10 Resources

The Academic Calendars are the source of information about the University of Guelph’s procedures, policies and regulations which apply to undergraduate, graduate and diploma programs:  
[http://www.uoguelph.ca/registrar/calendars/index.cfm?index](http://www.uoguelph.ca/registrar/calendars/index.cfm?index)